Efficient Clock Gating Techniques For Power Management In Domino Logic Using 16nm Technology. int. J. Eng. Res. Sci. Tech. [Internet]. 2025 Apr. 18 [cited 2026 Nov. 9];21(2):559-64. Available from: https://ijerst.org/index.php/ijerst/article/view/745