ADAPTIVE PRECISION-SCALABLE MULTIPLIER ARCHITECTURE FOR LOW-POWER, AREA-EFFICIENT, AND HIGH-PERFORMANCE VLSI APPLICATIONS. int. J. Eng. Res. Sci. Tech. [Internet]. 2023 Dec. 15 [cited 2026 Oct. 28];19(4):173-81. Available from: https://ijerst.org/index.php/ijerst/article/view/4596