Design and Implementation of a High-Speed 64-Bit Carry Look-Ahead Decimal Adder (CLDA) using Verilog HDL in Xilinx Vivado. int. J. Eng. Res. Sci. Tech. [Internet]. 2026 May 25 [cited 2026 Aug. 17];22(2(1):2566-72. Available from: https://ijerst.org/index.php/ijerst/article/view/3165