Design and Optimization of a Hybrid PTL-TGL 4:1 Multiplexer Using MTCMOS Power Gating for Ultra Low-Power VLSI Applications. int. J. Eng. Res. Sci. Tech. [Internet]. 2026 May 23 [cited 2026 Aug. 17];22(2(1):2527-33. Available from: https://ijerst.org/index.php/ijerst/article/view/3155