“Analysis of Power, Delay, and Area in Full Adder Circuits Across CMOS Nodes”. International Journal of Engineering Research and Science & Technology 21, no. 2 (April 18, 2025): 570–575. Accessed June 27, 2026. https://ijerst.org/index.php/ijerst/article/view/747.