“Design and Performance Evaluation of a Low-Power 4×4 Binary Multiplier Using Dadda Reduction and Efficient Full Adder Architecture”. International Journal of Engineering Research and Science & Technology 22, no. 3 (July 26, 2026): 616–622. Accessed July 27, 2026. https://ijerst.org/index.php/ijerst/article/view/4122.