“DESIGN AND FPGA IMPLEMENTATION OF HIGHPERFORMANCE 64-BIT HYBRID ADDER ARCHITECTURES FOR OPTIMIZED POWER-DELAY-AREA PERFORMANCE”. International Journal of Engineering Research and Science & Technology 22, no. 2(1) (June 13, 2026): 2785–2805. Accessed August 16, 2026. https://ijerst.org/index.php/ijerst/article/view/3455.