“Design and Implementation of a High-Speed 64-Bit Carry Look-Ahead Decimal Adder (CLDA) Using Verilog HDL in Xilinx Vivado”. International Journal of Engineering Research and Science & Technology 22, no. 2(1) (May 25, 2026): 2566–2572. Accessed August 17, 2026. https://ijerst.org/index.php/ijerst/article/view/3165.