View of DESIGN AND IMPLEMENTATION OF RADIX-8 UNSIGNED BIT-PAIR RECODING MULTIPLIER FOR IEEE 754 FP16 MANTISSA ARITHMETIC IN AI ACCELERATORS

Return to Article Details DESIGN AND IMPLEMENTATION OF RADIX-8 UNSIGNED BIT-PAIR RECODING MULTIPLIER FOR IEEE 754 FP16 MANTISSA ARITHMETIC IN AI ACCELERATORS Download Download PDF