Error-Resilient Approximate Full-Adder Architectures for Low-Power Arithmetic: A Comparative Error and Power Analysis. int. J. Eng. Res. Sci. Tech. [Internet]. 2026 Jul. 23 [cited 2026 Jul. 24];22(3):560-7. Available from: https://ijerst.org/index.php/ijerst/article/view/4093