“Error-Resilient Approximate Full-Adder Architectures for Low-Power Arithmetic: A Comparative Error and Power Analysis”. International Journal of Engineering Research and Science & Technology 22, no. 3 (July 23, 2026): 560–567. Accessed July 24, 2026. https://ijerst.org/index.php/ijerst/article/view/4093.