“Analysis of Power, Delay, and Area in Full Adder Circuits Across CMOS Nodes”. International Journal of Engineering Research and Science & Technology, vol. 21, no. 2, Apr. 2025, pp. 570-5, https://doi.org/10.62643/.