“Efficient Clock Gating Techniques For Power Management In Domino Logic Using 16nm Technology”. International Journal of Engineering Research and Science & Technology, vol. 21, no. 2, Apr. 2025, pp. 559-64, https://doi.org/10.62643/.