“HIGH SPEED AREA EFFICIENT VLSI ARCHITECTURE OF THREE OPERAND BINARY ADDER”. International Journal of Engineering Research and Science & Technology, vol. 20, no. 1, Jan. 2024, pp. 47-55, https://ijerst.org/index.php/ijerst/article/view/205.