“DESIGN AND ANALYSIS OF HIGH SPEED WALLACE TREE MULTIPLIER USING PARALLEL PREFIX ADDRESS FOR VLSI CIRCUIT DESIGN”, int. J. Eng. Res. Sci. Tech., vol. 21, no. 2, pp. 1681–1696, May 2025, doi: 10.62643/.