[1]
“FPGA Implementation of a Bus Ticketing System using Verilog HDL”, int. J. Eng. Res. Sci. Tech., vol. 21, no. 2, pp. 576–581, Apr. 2025, doi: 10.62643/.