“Analysis of Power, Delay, and Area in Full Adder Circuits Across CMOS Nodes”, int. J. Eng. Res. Sci. Tech., vol. 21, no. 2, pp. 570–575, Apr. 2025, doi: 10.62643/.