“Efficient Clock Gating Techniques For Power Management In Domino Logic Using 16nm Technology”, int. J. Eng. Res. Sci. Tech., vol. 21, no. 2, pp. 559–564, Apr. 2025, doi: 10.62643/.