“HIGH SPEED AREA EFFICIENT VLSI ARCHITECTURE OF THREE OPERAND BINARY ADDER”, int. J. Eng. Res. Sci. Tech., vol. 20, no. 1, pp. 47–55, Jan. 2024, Accessed: Aug. 15, 2026. [Online]. Available: https://ijerst.org/index.php/ijerst/article/view/205