“ADAPTIVE PRECISION-SCALABLE MULTIPLIER ARCHITECTURE FOR LOW-POWER, AREA-EFFICIENT, AND HIGH-PERFORMANCE VLSI APPLICATIONS”, int. J. Eng. Res. Sci. Tech., vol. 19, no. 4, pp. 173–181, Dec. 2023, doi: 10.62643/ijerst.2023.v19.n4.4596.