“Design of Hybrid Memory Logic Based BIST for Memory Testing”, int. J. Eng. Res. Sci. Tech., vol. 22, no. 3(1), pp. 1110–1116, Aug. 2026, doi: 10.62643/.