[1]
“DESIGN AND FUNCTIONAL ANALYSIS OF THE ADVANCED ENCRYPTION STANDARD (AES) ALGORITHM ON FPGA”, int. J. Eng. Res. Sci. Tech., vol. 22, no. 3, pp. 1129–1139, Aug. 2026, doi: 10.62643/ijerst.2026.v22.n3.4392.