“Design and Performance Evaluation of a Low-Power 4×4 Binary Multiplier Using Dadda Reduction and Efficient Full Adder Architecture”, int. J. Eng. Res. Sci. Tech., vol. 22, no. 3, pp. 616–622, Jul. 2026, doi: 10.62643/ijerst.2026.v22.n3.4122.