[1]
“Booth-Encoded versus Baugh-Wooley Signed Multiplication: An FPGA Area-Delay Comparative Study”, int. J. Eng. Res. Sci. Tech., vol. 22, no. 3, pp. 568–574, Jul. 2026, doi: 10.62643/.