“Error-Resilient Approximate Full-Adder Architectures for Low-Power Arithmetic: A Comparative Error and Power Analysis”, int. J. Eng. Res. Sci. Tech., vol. 22, no. 3, pp. 560–567, Jul. 2026, doi: 10.62643/.