“DESIGN AND FPGA IMPLEMENTATION OF HIGHPERFORMANCE 64-BIT HYBRID ADDER ARCHITECTURES FOR OPTIMIZED POWER-DELAY-AREA PERFORMANCE”, int. J. Eng. Res. Sci. Tech., vol. 22, no. 2(1), pp. 2785–2805, Jun. 2026, doi: 10.62643/.