“Design and Implementation of a High-Speed 64-Bit Carry Look-Ahead Decimal Adder (CLDA) using Verilog HDL in Xilinx Vivado”, int. J. Eng. Res. Sci. Tech., vol. 22, no. 2(1), pp. 2566–2572, May 2026, doi: 10.62643/.