“Design and Optimization of a Hybrid PTL-TGL 4:1 Multiplexer Using MTCMOS Power Gating for Ultra Low-Power VLSI Applications”, int. J. Eng. Res. Sci. Tech., vol. 22, no. 2(1), pp. 2527–2533, May 2026, doi: 10.62643/.