“A Low-Area and Time-Efficient Hardware Architecture for Secure Comb Scalar Multiplication Using Recoding”, int. J. Eng. Res. Sci. Tech., vol. 22, no. 2(1), pp. 2438–2441, May 2026, doi: 10.62643/.