[1]
“DESIGN A MASTER-SLAVE SPI CORE COMMUNICATION WITH PHERIPHERAL CHIPS”, int. J. Eng. Res. Sci. Tech., vol. 22, no. 2, Apr. 2026, doi: 10.62643/.