[1]
“DESIGN AND SIMULATION OF SYSTOLIC ARRAY FOR MATRIX MULTIPLICATION”, int. J. Eng. Res. Sci. Tech., vol. 22, no. 2, Apr. 2026, doi: 10.62643/.