“Analysis of Power, Delay, and Area in Full Adder Circuits Across CMOS Nodes”. 2025. International Journal of Engineering Research and Science & Technology 21 (2): 570-75. https://doi.org/10.62643/.