“HIGH SPEED AREA EFFICIENT VLSI ARCHITECTURE OF THREE OPERAND BINARY ADDER”. 2024. International Journal of Engineering Research and Science & Technology 20 (1): 47-55. https://ijerst.org/index.php/ijerst/article/view/205.