“DESIGN AND FPGA IMPLEMENTATION OF HIGHPERFORMANCE 64-BIT HYBRID ADDER ARCHITECTURES FOR OPTIMIZED POWER-DELAY-AREA PERFORMANCE”. 2026. International Journal of Engineering Research and Science & Technology 22 (2(1): 2785-2805. https://doi.org/10.62643/.