Design and Implementation of a High-Speed 64-Bit Carry Look-Ahead Decimal Adder (CLDA) using Verilog HDL in Xilinx Vivado. (2026). International Journal of Engineering Research and Science & Technology, 22(2(1), 2566-2572. https://doi.org/10.62643/