1.
FPGA Implementation of a Bus Ticketing System using Verilog HDL. int. J. Eng. Res. Sci. Tech. 2025;21(2):576-581. doi:10.62643/