Analysis of Power, Delay, and Area in Full Adder Circuits Across CMOS Nodes. int. J. Eng. Res. Sci. Tech. 2025;21(2):570-575. doi:10.62643/