Design and Implementation of a High-Speed 64-Bit Carry Look-Ahead Decimal Adder (CLDA) using Verilog HDL in Xilinx Vivado. int. J. Eng. Res. Sci. Tech. 2026;22(2(1):2566-2572. doi:10.62643/