Design and Optimization of a Hybrid PTL-TGL 4:1 Multiplexer Using MTCMOS Power Gating for Ultra Low-Power VLSI Applications. int. J. Eng. Res. Sci. Tech. 2026;22(2(1):2527-2533. doi:10.62643/