(1)
ADAPTIVE PRECISION-SCALABLE MULTIPLIER ARCHITECTURE FOR LOW-POWER, AREA-EFFICIENT, AND HIGH-PERFORMANCE VLSI APPLICATIONS. int. J. Eng. Res. Sci. Tech. 2023, 19 (4), 173-181. https://doi.org/10.62643/ijerst.2023.v19.n4.4596.