(1)
Design of Hybrid Memory Logic Based BIST for Memory Testing. int. J. Eng. Res. Sci. Tech. 2026, 22 (3(1), 1110-1116. https://doi.org/10.62643/.