(1)
Error-Resilient Approximate Full-Adder Architectures for Low-Power Arithmetic: A Comparative Error and Power Analysis. int. J. Eng. Res. Sci. Tech. 2026, 22 (3), 560-567. https://doi.org/10.62643/.