(1)
DESIGN A MASTER-SLAVE SPI CORE COMMUNICATION WITH PHERIPHERAL CHIPS. int. J. Eng. Res. Sci. Tech. 2026, 22 (2). https://doi.org/10.62643/.