2025. Analysis of Power, Delay, and Area in Full Adder Circuits Across CMOS Nodes. International Journal of Engineering Research and Science & Technology. 21, 2 (Apr. 2025), 570–575. DOI:https://doi.org/10.62643/.