[1]
2026. Design and Performance Evaluation of a Low-Power 4×4 Binary Multiplier Using Dadda Reduction and Efficient Full Adder Architecture. International Journal of Engineering Research and Science & Technology. 22, 3 (Jul. 2026), 616–622. DOI:https://doi.org/10.62643/ijerst.2026.v22.n3.4122.