Return to Article Details DESIGN A MASTER-SLAVE SPI CORE COMMUNICATION WITH PHERIPHERAL CHIPS Download Download PDF